1. __________ is suitable for testing the odd parity of word.
A.AND gate
B.OR gate
C.NOR gate
D.XOR gate
2. Due to change in one input variable, different internal variable change, this makes ____________.
A. Hold delay
B. Hold and Wait
C. Clock Skew
D. Race condition
3. In asynchronous circuit _____________ is responsible for occurring changes.
A. clock pulse
B. input
C. output
D. time
4. _________________will give the sum of full adders as output.
A.Three-point majority circuit
B.Three-bit parity checker
C.Three bit counter
D.Three-bit comparator
5. Which of the following input overrides other?
A. Asynchronous override synchronous
B. Synchronous override asynchronous
C. Clear input override Preset input
D. Preset input override Clear input
6. Present state is determined in synchronous circuits by_____________
A. flip-flops
B. clocked flip-flops
C. Unlocked flip-flops
D. latches
7. How many number of full and half-adders required to add 16-bit number?
A.8 half-adders, 8 full-adders
B.16 half-adders, 0 full-adders
C.1 half-adder, 15 full-adders
D.4 half-adders, 12 full-adders
8. __________ is a decade counter.
A. Mod-10 counter
B. Mod-5 counter
C. Mod-8 counter
D. Mod-3 counter
9. The state of Present and next of asynchronous circuits are also known as ____________
A. primary variables
B. secondary variables
C. excitation variables
D. short term memory
10. From maximum value the time required to a pulse to decrease from 90% to 10% is known as ____________.
A.Decay time
B.Rise time
C.Binary level transition period
D.Propagation delay
11. Where is the logic set when the transmission line is idle in the asynchronous transmission?
A. Remains in the previous state
B. It is set to logic low
C. It is set to logic high
D. State of the transmission line is not used to start transmission
12. In ________________ stable state depends on order.
A. defined race
B. identical race
C. non critical race
D. critical race
MCQs of Digital Logic Design (DLD)
Introduction to Digital Systems
- Analog vs. Digital signals MCQs
- Binary numbers and arithmetic MCQs
- Logic levels and noise margins MCQs
Boolean Algebra
- Basic logic operations (AND, OR, NOT) MCQ
- Laws and theorems of Boolean algebra MCQ
- De Morgan’s Theorems MCQ
- Canonical forms (Sum of Products, Product of Sums) MCQ
- Simplification techniques (Karnaugh Maps, Quine-McCluskey method) MCQ
Combinational Logic
Logic Gates
Combinational Circuits
- Design and analysis of combinational circuits MCQ
- Multiplexers and Demultiplexers MCQ
- Encoders and Decoders MCQ
- Binary Adders (Half adder, Full adder) MCQ
- Subtractors and Arithmetic Logic Units (ALU) MCQ
- Comparators MCQ in DLD
Sequential Logic
Flip-Flops and Latches
- SR Latch, D Latch MCQ
- Flip-Flops (SR, D, JK, T) MCQ
- Characteristic equations and excitation tables MCQ
- Edge-triggered vs. level-triggered devices MCQ
Counters and Registers
- Synchronous, Asynchronous (ripple), Up/Down counters MCQs
- Shift registers (SIPO, PISO, SISO, PIPO) MCQs
State Machines
Finite State Machines (FSMs)
Memory and Programmable Logic MCQs
Memory Devices
- Read-Only Memory (ROM)
- Random Access Memory (RAM)
- Programmable Logic Devices (PLDs) MCQs
- Field Programmable Gate Arrays (FPGAs) MCQs
More MCQs of Digital Logic Design (DLD)
-
- SET 1: DLD MCQs with answers (dld mcqs with answers)
- SET 2: DLD MCQs (dld basic mcqs)
- SET 3: DLD MCQs (solved mcqs of dld)
- SET 4: DLD MCQs (dld repeated mcqs)
- SET 5: DLD MCQs (dld important mcqs)
- SET 6:DLD MCQs DLD Solved MCQs Answers PDF
MCQs collection of solved and repeated MCQs with answers for the preparation of competitive exams, admission test and job of PPSC, FPSC, UPSC, AP, APPSC, APSC, BPSC, PSC, GOA, GPSC, HPSC, HP, JKPSC, JPSC, KPSC, KERALAPSC, MPPSC, MPSC, MPSCMANIPUR, MPSC, NPSC, OPSC, RPSC, SPSCSKM, TNPSC, TSPSC, TPSC, UPPSC, UKPSC, SPSC, KPPSC, BPSC, AJKPSC ALPSC, NPSC, LPSC, SCPSC, DPSC, DCPSC, PSC, UPSC, WVPSC, PSCW, and WPSC.