I/O Techniques (Polling, Interrupts, DMA) MCQs

100
Score: 0
Attempted: 0/100
1. What is the primary function of an I/O subsystem in a computer system?



2. Which component is responsible for converting digital signals into analog signals for output devices?



3. What is the purpose of a buffer in I/O operations?



4. Which type of I/O operation involves the CPU being actively involved in the transfer process?



5. What is Direct Memory Access (DMA) used for in I/O operations?



6. In the context of I/O operations, what does “polling” refer to?



7. Which I/O method allows the CPU to be interrupted when an I/O device needs attention?



8. What is the main advantage of using Direct Memory Access (DMA) over programmed I/O?



9. Which of the following describes memory-mapped I/O?



10. What is an interrupt vector?



11. Which I/O technique involves the use of interrupts to signal the CPU that an I/O operation is complete?



12. What is the function of a device driver in an I/O system?



13. Which of the following is a characteristic of programmed I/O?



14. How does an interrupt improve system efficiency during I/O operations?



15. What is the primary purpose of an I/O controller?



16. Which I/O technique is characterized by the CPU issuing commands to the I/O device and waiting for the device to complete the operation?



17. What role does the system bus play in I/O operations?



18. In an interrupt-driven I/O system, what happens when an interrupt occurs?



19. What is the purpose of an I/O port in a computer system?



20. Which I/O method allows devices to be mapped into the address space of the CPU, allowing for direct memory access?



21. What does a “buffer overflow” error indicate?



22. What is the primary function of a bus controller in an I/O system?



23. How does an I/O operation affect CPU performance in a programmatic I/O environment?



24. What is the purpose of an interrupt service routine (ISR)?



25. In which situation is Direct Memory Access (DMA) most beneficial?



26. What is a key characteristic of an interrupt-driven I/O system?



27. Which component is responsible for translating I/O requests into electrical signals that can be understood by the device?



28. What does the term “polling” imply in the context of I/O systems?



29. How does an I/O device use interrupts to signal the CPU?



30. What is the primary advantage of using DMA over interrupt-driven I/O?



31. What is an example of an I/O device that typically uses direct memory access (DMA)?



32. In which I/O method does the CPU perform read and write operations directly to and from the I/O device?



33. What does a “hardware interrupt” refer to?



34. Which I/O technique involves the CPU waiting for an I/O operation to complete before continuing with other tasks?



35. How does a memory-mapped I/O system simplify the communication between the CPU and I/O devices?



36. What is the function of an I/O bus in a computer system?



37. What does the term “buffering” refer to in I/O operations?



38. How does interrupt-driven I/O differ from programmed I/O in terms of CPU involvement?



39. What is the main disadvantage of programmed I/O?



40. What does an I/O controller manage in a computer system?



41. What is the role of an interrupt handler in an interrupt-driven I/O system?



42. In which type of I/O system does the CPU perform data transfers directly between memory and the I/O device?



43. What is the main advantage of using a DMA controller?



44. What does “memory-mapped I/O” mean in terms of accessing I/O devices?



45. What is the impact of buffering on I/O performance?



46. How does an I/O bus improve the efficiency of I/O operations?



47. What role does a system interrupt play in I/O operations?



48. What is the primary function of polling in I/O systems?



49. How does interrupt-driven I/O differ from polling?



50. Which technique allows peripherals to transfer data directly to memory, bypassing the CPU?



51. What is the main advantage of using Direct Memory Access (DMA) over interrupt-driven I/O?



52. In which scenario is polling typically used?



53. What does an interrupt signal do in an interrupt-driven I/O system?



54. Which I/O technique minimizes CPU involvement by allowing peripherals to control data transfers directly?



55. What is the role of an interrupt handler in an interrupt-driven I/O system?



56. How does programmed I/O operate in terms of CPU involvement?



57. What is the main disadvantage of using polling as an I/O technique?



58. What does an interrupt vector table do in an I/O system?



59. How does interrupt-driven I/O improve efficiency compared to programmed I/O?



60. What is the benefit of using interrupts in I/O systems?



61. Which component is primarily responsible for generating interrupts in an I/O system?



62. What is a key feature of Direct Memory Access (DMA) operations?



63. How does a memory-mapped I/O system simplify communication between the CPU and I/O devices?



64. What is the impact of using DMA on CPU performance?



65. What does the term “programmed I/O” refer to in I/O operations?



66. What is the role of a buffer in I/O systems?



67. Which I/O technique involves the CPU being interrupted by an I/O device when it needs attention?



68. What is the benefit of using polling for I/O operations in specific scenarios?



69. What is the primary advantage of using Direct Memory Access (DMA) for data transfers?



70. What does an interrupt service routine (ISR) do when an interrupt occurs?



71. Which I/O technique allows the CPU to remain inactive while waiting for data transfer to complete?



72. What is the main disadvantage of using DMA in a system?



73. In which I/O technique does the CPU actively manage the status of the I/O device?



74. What is the benefit of using memory-mapped I/O for device communication?



75. How does Direct Memory Access (DMA) improve data transfer efficiency?



76. Which I/O method allows for asynchronous handling of I/O operations?



77. What does the term “DMA controller” refer to in an I/O system?



78. What is the primary role of polling in I/O management?



79. How does the CPU handle I/O operations in a programmed I/O system?



80. What is a key benefit of using interrupts in I/O systems?



81. Which method involves the CPU checking the status of an I/O device before proceeding with data transfer?



82. What is the primary purpose of an interrupt vector table?



83. How does Direct Memory Access (DMA) benefit system performance?



84. What is a key feature of interrupt-driven I/O systems?



85. Which I/O technique minimizes CPU involvement by allowing peripherals to handle data transfers?



86. What is the main advantage of programmed I/O?



87. How does polling affect CPU performance?



88. What is the key advantage of using interrupt-driven I/O compared to polling?



89. What does a DMA controller do?



90. In which I/O method does the CPU handle data transfers directly and wait for completion?



91. What is the benefit of using DMA in data transfer operations?



92. What is the main disadvantage of interrupt-driven I/O systems?



93. How does memory-mapped I/O simplify device access?



94. What does an interrupt-driven I/O system rely on to handle I/O operations efficiently?



95. Which I/O technique is characterized by the CPU waiting for each I/O operation to complete before continuing?



96. What is the role of polling in I/O systems?



97. How does Direct Memory Access (DMA) benefit system performance?



98. What does an interrupt vector table do in an I/O system?



99. Which technique minimizes CPU intervention by allowing peripherals to handle data transfers directly?



100. What is the primary function of polling in I/O systems?



Read More Computer Architecture MCQs

  1. SET 1: Computer Architecture MCQs
  2. SET 2: Computer Architecture MCQs
  3. SET 3: Computer Architecture MCQs
  4. SET 4: Computer Architecture MCQs
  5. SET 5: Computer Architecture MCQs
  6. SET 6: Computer Architecture MCQs
  7. SET 7: Computer Architecture MCQs
  8. SET 8: Computer Architecture MCQs
  9. SET 9: Computer Architecture MCQs

 

Contents Copyrights Reserved By T4Tutorials