Oops! It appears that you have disabled your Javascript. In order for you to see this page as it is meant to appear, we ask that you please re-enable your Javascript!

VLSI Design MCQs

Table of Contents

VLSI Design MCQs

1. ________ to form integrated circuit VLSI technology uses.

A. switches
B. transistors
C. buffers
D. diodes

Answer - Click Here:
B

2. What is medium scale integration?

A. hundred logic gates
B. thousands of logic gates
C. ten logic gates
D. fifty logic gates

Answer - Click Here:
A

3. To achieving high doping concentration leads to the difficulty of error…

A. in distribution error
B. in doping
C. in variation
D. in concentration

Answer - Click Here:
C

4. To design VLSI, _____ architecture is used…

A. system on a chip
B. system on a circuit
C. system on a device
D. single open circuit

Answer - Click Here:
A

5. The logic design of VLSI _________ is used.

A. FILO
B. LIFO
C LILO
D. FIFO

Answer - Click Here:
D

6. What is the high level representation of VLSI design is ________________

A. logic design
B. problem statement
C. functional design
D. HDL program

Answer - Click Here:
A

7. Which among the following is a process of transforming design entry information of the circuit into a set of logic equations?

A. Synthesis
B. Verification
C. Simulation
D. Optimization

Answer - Click Here:
A

8. Which process deals with the determination of resistance & capacitance of interconnections in VLSI design?

A. Testing
B. Extraction
C. Floorplanning
D. Placement & Routing

Answer - Click Here:
B

9. The net-list is generated _______ synthesizing VHDL code, in Net-list language.

A. After
B. At the time of
C. Before
D. None of these

Answer - Click Here:
C

10. What type of simulation model is used to check the timing performance of a design…?

A. Transistor-level
B. Gate-level
C. Behavioral
D. Switch-level
E. None of these

Answer - Click Here:
B

11. Which of the following is not a characteristic of ‘Event-driven Simulator…?

A. No event scheduling
B. Time delay calculation
C. Storage of state values
D. Identification of timing violations

Answer - Click Here:
A

12. Register transfer level description specifies all of the registers in a design & ______ logic between them.

A. Identical
B. Sequential
C. Both A and B
D. Combinational
E. None of these

Answer - Click Here:
D

Fazal Rehman Shamil Click Here to Know More
Instructor, Researcher, Blogger, SEO Expert, Poet and Publisher of International Journal Of Software, Technology & Science ISSN : 2616 - 5325
Dear Professors and Resarchers!You are welome to Cite these tutorials in your research or slides etc. Please don't forget to mention the reference of website. Copy Paste of text is strcitly forbidden. Images can be reuse because images are protected with watermark.

Leave a Reply

Your email address will not be published. Required fields are marked *