Site icon T4Tutorials.com

I/O Techniques (Polling, Interrupts, DMA) MCQs

1. What is the primary function of an I/O subsystem in a computer system?

(A) To execute instructions from memory


(B) To manage the communication between the CPU and peripheral devices


(C) To store data temporarily


(D) To perform arithmetic calculations



2. Which component is responsible for converting digital signals into analog signals for output devices?

(A) Central Processing Unit (CPU)


(B) Analog-to-Digital Converter (ADC)


(C) Digital-to-Analog Converter (DAC)


(D) Memory Unit



3. What is the purpose of a buffer in I/O operations?

(A) To manage the CPU’s registers


(B) To permanently store data


(C) To execute I/O commands


(D) To temporarily hold data during transfer between devices and memory



4. Which type of I/O operation involves the CPU being actively involved in the transfer process?

(A) Programmed I/O


(B) Direct Memory Access (DMA)


(C) Interrupt-driven I/O


(D) Memory-mapped I/O



5. What is Direct Memory Access (DMA) used for in I/O operations?

(A) To allow peripheral devices to access memory directly without CPU intervention


(B) To convert analog signals to digital


(C) To manage CPU cache


(D) To handle arithmetic operations



6. In the context of I/O operations, what does “polling” refer to?

(A) A method for converting digital data to analog


(B) The CPU repeatedly checks the status of an I/O device to determine if it is ready for data transfer


(C) The process of buffering data


(D) The execution of I/O commands by DMA



7. Which I/O method allows the CPU to be interrupted when an I/O device needs attention?

(A) Direct Memory Access (DMA)


(B) Programmed I/O


(C) Interrupt-driven I/O


(D) Memory-mapped I/O



8. What is the main advantage of using Direct Memory Access (DMA) over programmed I/O?

(A) DMA simplifies the buffer management process


(B) DMA requires more CPU cycles for data transfer


(C) DMA increases the number of interrupts required


(D) DMA reduces CPU involvement in data transfer, allowing for more efficient processing



9. Which of the following describes memory-mapped I/O?

(A) I/O devices are accessed through separate I/O instructions


(B) I/O devices are accessed using the same address space as memory


(C) I/O operations are handled through interrupt signals


(D) I/O devices are directly connected to the CPU’s registers



10. What is an interrupt vector?

(A) A method for direct memory access


(B) A type of I/O buffer


(C) A hardware component for converting digital signals


(D) A table used to manage and handle interrupts in a computer system



11. Which I/O technique involves the use of interrupts to signal the CPU that an I/O operation is complete?

(A) Interrupt-driven I/O


(B) Programmed I/O


(C) Direct Memory Access (DMA)


(D) Memory-mapped I/O



12. What is the function of a device driver in an I/O system?

(A) To directly access memory locations


(B) To provide a software interface between the operating system and hardware devices


(C) To manage CPU registers


(D) To convert analog signals to digital



13. Which of the following is a characteristic of programmed I/O?

(A) The CPU is interrupted for every I/O operation


(B) I/O devices access memory directly without CPU intervention


(C) The CPU directly controls data transfer operations and waits for I/O operations to complete


(D) Data transfer is managed by DMA controllers



14. How does an interrupt improve system efficiency during I/O operations?

(A) It reduces the need for buffering data


(B) It increases the time required for data transfer


(C) It directly accesses memory without the need for CPU intervention


(D) It allows the CPU to perform other tasks while waiting for I/O operations to complete



15. What is the primary purpose of an I/O controller?

(A) To manage communication between the CPU and peripheral devices


(B) To perform arithmetic operations


(C) To handle data storage


(D) To execute software instructions



16. Which I/O technique is characterized by the CPU issuing commands to the I/O device and waiting for the device to complete the operation?

(A) Direct Memory Access (DMA)


(B) Programmed I/O


(C) Interrupt-driven I/O


(D) Memory-mapped I/O



17. What role does the system bus play in I/O operations?

(A) It manages memory allocation


(B) It directly controls the execution of instructions


(C) It facilitates data transfer between the CPU, memory, and I/O devices


(D) It converts digital signals to analog



18. In an interrupt-driven I/O system, what happens when an interrupt occurs?

(A) The I/O device requests additional data from the CPU


(B) The I/O device immediately writes data to memory


(C) The CPU continues its current task without interruption


(D) The CPU stops its current task and executes an interrupt service routine to handle the I/O operation



19. What is the purpose of an I/O port in a computer system?

(A) To provide a physical or logical interface for connecting I/O devices to the system


(B) To store data temporarily


(C) To execute computational tasks


(D) To convert analog signals to digital



20. Which I/O method allows devices to be mapped into the address space of the CPU, allowing for direct memory access?

(A) Programmed I/O


(B) Memory-mapped I/O


(C) Interrupt-driven I/O


(D) Direct Memory Access (DMA)



21. What does a “buffer overflow” error indicate?

(A) The buffer is full and cannot accept additional data


(B) The buffer is empty and no data is available


(C) Data exceeds the capacity of the buffer, leading to potential data loss or corruption


(D) Data is incorrectly formatted for the buffer



22. What is the primary function of a bus controller in an I/O system?

(A) To convert digital signals


(B) To execute data transfer commands from the CPU


(C) To perform arithmetic operations


(D) To manage and control the flow of data on the system bus



23. How does an I/O operation affect CPU performance in a programmatic I/O environment?

(A) The CPU must wait for I/O operations to complete, potentially reducing overall performance


(B) I/O operations have no effect on CPU performance


(C) The CPU executes I/O operations concurrently with other tasks


(D) I/O operations speed up CPU performance



24. What is the purpose of an interrupt service routine (ISR)?

(A) To manage memory allocation


(B) To handle specific tasks related to interrupts and I/O operations


(C) To perform arithmetic calculations


(D) To execute data transfer commands



25. In which situation is Direct Memory Access (DMA) most beneficial?

(A) When the CPU must be directly involved in every data transfer operation


(B) When minimal data transfer is required


(C) When large amounts of data need to be transferred between I/O devices and memory without CPU involvement


(D) When I/O operations are infrequent



26. What is a key characteristic of an interrupt-driven I/O system?

(A) The I/O device directly accesses CPU registers


(B) The CPU must poll the device constantly to check for data readiness


(C) Data is transferred directly to memory without CPU intervention


(D) The CPU is notified via interrupts when an I/O device needs attention



27. Which component is responsible for translating I/O requests into electrical signals that can be understood by the device?

(A) I/O controller


(B) Memory unit


(C) CPU


(D) System bus



28. What does the term “polling” imply in the context of I/O systems?

(A) The CPU interrupts the device to request data


(B) The CPU regularly checks the status of an I/O device to determine if it is ready for data transfer


(C) The device directly accesses memory


(D) The system automatically buffers incoming data



29. How does an I/O device use interrupts to signal the CPU?

(A) The CPU continuously polls the device to check for status changes


(B) The device writes data directly to memory without involving the CPU


(C) The device sends an interrupt signal to the CPU, which pauses its current task to handle the I/O operation


(D) The device initiates DMA operations



30. What is the primary advantage of using DMA over interrupt-driven I/O?

(A) DMA simplifies the buffer management process


(B) DMA requires more CPU cycles to manage I/O operations


(C) DMA increases the number of interrupts required


(D) DMA allows for more efficient data transfer without constant CPU intervention



31. What is an example of an I/O device that typically uses direct memory access (DMA)?

(A) Disk drives


(B) Keyboards


(C) Mice


(D) Printers



32. In which I/O method does the CPU perform read and write operations directly to and from the I/O device?

(A) Direct Memory Access (DMA)


(B) Programmed I/O


(C) Interrupt-driven I/O


(D) Memory-mapped I/O



33. What does a “hardware interrupt” refer to?

(A) A method for managing memory allocation


(B) A software command that suspends current operations


(C) A signal generated by hardware to alert the CPU to an event that needs immediate attention


(D) A type of data conversion process



34. Which I/O technique involves the CPU waiting for an I/O operation to complete before continuing with other tasks?

(A) Memory-mapped I/O


(B) Interrupt-driven I/O


(C) Direct Memory Access (DMA)


(D) Programmed I/O



35. How does a memory-mapped I/O system simplify the communication between the CPU and I/O devices?

(A) By using the same address space for both memory and I/O devices, simplifying access


(B) By isolating I/O operations from memory operations


(C) By using dedicated I/O instructions


(D) By directly accessing CPU registers



36. What is the function of an I/O bus in a computer system?

(A) To manage data storage


(B) To provide a communication pathway between the CPU, memory, and I/O devices


(C) To execute arithmetic calculations


(D) To control the operating system



37. What does the term “buffering” refer to in I/O operations?

(A) The management of CPU registers


(B) The process of executing I/O commands


(C) The temporary storage of data to accommodate differences in processing speeds between I/O devices and the CPU


(D) The conversion of analog signals



38. How does interrupt-driven I/O differ from programmed I/O in terms of CPU involvement?

(A) Interrupt-driven I/O increases CPU cycles for data transfer


(B) Programmed I/O requires less CPU involvement


(C) Both methods involve the CPU handling I/O operations concurrently


(D) Interrupt-driven I/O allows the CPU to handle other tasks while waiting for I/O operations, whereas programmed I/O requires the CPU to wait for completion



39. What is the main disadvantage of programmed I/O?

(A) It requires more complex hardware compared to other methods


(B) It can be inefficient because the CPU is occupied with I/O operations, reducing overall performance


(C) It reduces the number of interrupts generated


(D) It increases the efficiency of data transfer



40. What does an I/O controller manage in a computer system?

(A) The management of CPU cache


(B) The execution of software programs


(C) The communication between the CPU and I/O devices


(D) The conversion of data signals



41. What is the role of an interrupt handler in an interrupt-driven I/O system?

(A) To execute arithmetic operations


(B) To handle data storage


(C) To convert digital signals to analog


(D) To process and manage interrupts and execute appropriate actions



42. In which type of I/O system does the CPU perform data transfers directly between memory and the I/O device?

(A) Direct Memory Access (DMA)


(B) Programmed I/O


(C) Interrupt-driven I/O


(D) Memory-mapped I/O



43. What is the main advantage of using a DMA controller?

(A) It reduces the number of interrupts required


(B) It simplifies the buffering process


(C) It allows for efficient data transfer without requiring constant CPU intervention


(D) It handles arithmetic calculations



44. What does “memory-mapped I/O” mean in terms of accessing I/O devices?

(A) I/O devices require manual data conversion


(B) I/O devices are accessed through dedicated I/O instructions


(C) I/O devices are accessed using separate data buses


(D) I/O devices are accessed through the same memory address space as regular memory



45. What is the impact of buffering on I/O performance?

(A) Buffering decreases the overall system performance


(B) Buffering can improve performance by accommodating differences in processing speeds and reducing I/O wait times


(C) Buffering has no impact on I/O performance


(D) Buffering increases the number of interrupts generated



46. How does an I/O bus improve the efficiency of I/O operations?

(A) By directly managing I/O device interrupts


(B) By isolating I/O operations from memory access


(C) By providing a standardized pathway for data transfer between the CPU, memory, and I/O devices


(D) By simplifying the data conversion process



47. What role does a system interrupt play in I/O operations?

(A) It executes arithmetic operations


(B) It manages the data transfer between memory and I/O devices


(C) It converts analog signals to digital


(D) It signals the CPU to stop its current task and handle an I/O request



48. What is the primary function of polling in I/O systems?

(A) The I/O device sends an interrupt to the CPU


(B) The CPU repeatedly checks the status of an I/O device to determine if it is ready for data transfer


(C) Data is directly transferred between memory and I/O devices


(D) The system automatically handles data buffering



49. How does interrupt-driven I/O differ from polling?

(A) Interrupt-driven I/O involves the CPU checking the device status regularly


(B) Polling is more efficient than interrupt-driven I/O


(C) Interrupt-driven I/O allows the CPU to perform other tasks while waiting for I/O operations, while polling requires the CPU to continuously check the device


(D) Polling allows for more efficient data transfer



50. Which technique allows peripherals to transfer data directly to memory, bypassing the CPU?

(A) Direct Memory Access (DMA)


(B) Programmed I/O


(C) Interrupt-driven I/O


(D) Memory-mapped I/O



51. What is the main advantage of using Direct Memory Access (DMA) over interrupt-driven I/O?

(A) DMA reduces CPU involvement by allowing peripherals to handle data transfer directly


(B) DMA increases the number of interrupts generated


(C) DMA requires more CPU cycles for managing I/O operations


(D) DMA involves constant polling of I/O devices



52. In which scenario is polling typically used?

(A) When the CPU waits for an interrupt signal from an I/O device


(B) When the CPU needs to repeatedly check the status of an I/O device


(C) When data is directly transferred between I/O devices and memory


(D) When the I/O device handles data transfer independently



53. What does an interrupt signal do in an interrupt-driven I/O system?

(A) It increases the system’s polling rate


(B) It directly transfers data between memory and I/O devices


(C) It manages the CPU’s arithmetic operations


(D) It informs the CPU that an I/O operation requires attention, causing the CPU to stop its current task



54. Which I/O technique minimizes CPU involvement by allowing peripherals to control data transfers directly?

(A) Interrupt-driven I/O


(B) Programmed I/O


(C) Direct Memory Access (DMA)


(D) Memory-mapped I/O



55. What is the role of an interrupt handler in an interrupt-driven I/O system?

(A) To process the interrupt request and execute the corresponding service routine


(B) To perform direct memory access operations


(C) To continuously poll the I/O device


(D) To manage data buffering



56. How does programmed I/O operate in terms of CPU involvement?

(A) The CPU relies on interrupts to manage I/O operations


(B) The CPU uses DMA to transfer data


(C) The CPU directly manages data transfer operations and waits for their completion


(D) The CPU accesses I/O devices through memory-mapped I/O



57. What is the main disadvantage of using polling as an I/O technique?

(A) It involves more frequent interrupts


(B) It requires more complex hardware compared to other methods


(C) It reduces the system’s throughput


(D) It can be inefficient because the CPU is continuously occupied with checking the status of the I/O device



58. What does an interrupt vector table do in an I/O system?

(A) It manages the CPU’s arithmetic operations


(B) It maps interrupt requests to their corresponding interrupt service routines


(C) It performs data conversions


(D) It handles direct memory access operations



59. How does interrupt-driven I/O improve efficiency compared to programmed I/O?

(A) By allowing the CPU to perform other tasks while waiting for I/O operations to complete


(B) By requiring more CPU cycles for managing I/O operations


(C) By increasing the number of interrupts required


(D) By directly handling memory-mapped I/O



60. What is the benefit of using interrupts in I/O systems?

(A) Interrupts allow the CPU to handle I/O requests asynchronously, improving overall system efficiency


(B) Interrupts require constant CPU polling


(C) Interrupts simplify data buffering


(D) Interrupts increase the CPU’s involvement in I/O operations



61. Which component is primarily responsible for generating interrupts in an I/O system?

(A) The CPU


(B) I/O devices


(C) Memory units


(D) The system bus



62. What is a key feature of Direct Memory Access (DMA) operations?

(A) DMA increases the CPU’s workload


(B) DMA requires more frequent interrupts


(C) DMA allows peripherals to transfer data directly to and from memory, bypassing the CPU


(D) DMA involves continuous polling of I/O devices



63. How does a memory-mapped I/O system simplify communication between the CPU and I/O devices?

(A) By directly managing interrupts


(B) By requiring dedicated I/O instructions


(C) By isolating I/O operations from memory access


(D) By using the same address space for both memory and I/O devices, thus simplifying access



64. What is the impact of using DMA on CPU performance?

(A) DMA increases the CPU’s involvement in data transfers


(B) DMA improves CPU performance by offloading data transfer tasks to the DMA controller


(C) DMA reduces the number of interrupts generated


(D) DMA requires constant polling by the CPU



65. What does the term “programmed I/O” refer to in I/O operations?

(A) A method where I/O devices send interrupts to the CPU


(B) A method where DMA handles data transfers


(C) A method where the CPU directly manages data transfer operations and waits for their completion


(D) A method where data is accessed through memory-mapped I/O



66. What is the role of a buffer in I/O systems?

(A) To convert data signals


(B) To handle arithmetic calculations


(C) To manage CPU registers


(D) To temporarily store data to manage differences in processing speeds between the CPU and I/O devices



67. Which I/O technique involves the CPU being interrupted by an I/O device when it needs attention?

(A) Interrupt-driven I/O


(B) Programmed I/O


(C) Direct Memory Access (DMA)


(D) Memory-mapped I/O



68. What is the benefit of using polling for I/O operations in specific scenarios?

(A) Polling increases the efficiency of data transfer


(B) Polling can be useful when I/O devices have predictable and infrequent data transfer needs


(C) Polling reduces the number of interrupts generated


(D) Polling minimizes the CPU’s involvement in I/O operations



69. What is the primary advantage of using Direct Memory Access (DMA) for data transfers?

(A) It increases the CPU’s workload


(B) It simplifies the use of memory-mapped I/O


(C) It reduces the amount of CPU intervention needed during data transfers


(D) It requires continuous polling of the I/O device



70. What does an interrupt service routine (ISR) do when an interrupt occurs?

(A) It directly manages data buffers


(B) It performs direct memory access operations


(C) It continuously checks the status of I/O devices


(D) It processes the interrupt request and performs the necessary operations to handle it



71. Which I/O technique allows the CPU to remain inactive while waiting for data transfer to complete?

(A) Interrupt-driven I/O


(B) Programmed I/O


(C) Direct Memory Access (DMA)


(D) Memory-mapped I/O



72. What is the main disadvantage of using DMA in a system?

(A) It increases the CPU’s workload


(B) It reduces the number of interrupts generated


(C) It can be complex to manage and requires additional hardware support


(D) It involves continuous polling of I/O devices



73. In which I/O technique does the CPU actively manage the status of the I/O device?

(A) Memory-mapped I/O


(B) Direct Memory Access (DMA)


(C) Interrupt-driven I/O


(D) Programmed I/O



74. What is the benefit of using memory-mapped I/O for device communication?

(A) It allows devices to be accessed using the same address space as memory, simplifying the programming model


(B) It increases the number of interrupts generated


(C) It requires separate I/O instructions


(D) It minimizes the use of buffers



75. How does Direct Memory Access (DMA) improve data transfer efficiency?

(A) By enabling high-speed data transfers with minimal CPU intervention


(B) By requiring more frequent interrupts


(C) By increasing the CPU’s involvement in data transfers


(D) By simplifying programmed I/O operations



76. Which I/O method allows for asynchronous handling of I/O operations?

(A) Programmed I/O


(B) Interrupt-driven I/O


(C) Direct Memory Access (DMA)


(D) Memory-mapped I/O



77. What does the term “DMA controller” refer to in an I/O system?

(A) A component that performs arithmetic calculations


(B) A component that generates interrupts for I/O devices


(C) A component that manages direct memory access operations, handling data transfers between memory and peripherals


(D) A component that manages I/O buffers



78. What is the primary role of polling in I/O management?

(A) To manage data buffering


(B) To handle interrupts from I/O devices


(C) To perform direct memory access operations


(D) To check the status of I/O devices at regular intervals and determine when they are ready for data transfer



79. How does the CPU handle I/O operations in a programmed I/O system?

(A) The CPU delegates data transfers to a DMA controller


(B) The CPU directly controls data transfers and waits for the completion of each operation


(C) The CPU waits for interrupts from I/O devices


(D) The CPU accesses I/O devices through memory-mapped I/O



80. What is a key benefit of using interrupts in I/O systems?

(A) Interrupts require more frequent polling of devices


(B) Interrupts increase the complexity of I/O management


(C) Interrupts allow the CPU to handle I/O operations asynchronously, freeing up CPU time for other tasks


(D) Interrupts simplify direct memory access operations



81. Which method involves the CPU checking the status of an I/O device before proceeding with data transfer?

(A) Memory-mapped I/O


(B) Interrupt-driven I/O


(C) Direct Memory Access (DMA)


(D) Polling



82. What is the primary purpose of an interrupt vector table?

(A) To handle programmed I/O operations


(B) To manage direct memory access operations


(C) To map interrupt requests to their corresponding interrupt service routines


(D) To perform data conversions



83. How does Direct Memory Access (DMA) benefit system performance?

(A) By requiring constant CPU polling of I/O devices


(B) By increasing the number of interrupts required


(C) By simplifying programmed I/O operations


(D) By reducing the CPU’s workload and enabling faster data transfers



84. What is a key feature of interrupt-driven I/O systems?

(A) The CPU continuously checks the status of I/O devices


(B) The CPU is notified by an interrupt when an I/O operation requires attention


(C) Data transfers are managed directly by memory


(D) The system uses DMA for data transfers



85. Which I/O technique minimizes CPU involvement by allowing peripherals to handle data transfers?

(A) Interrupt-driven I/O


(B) Programmed I/O


(C) Direct Memory Access (DMA)


(D) Memory-mapped I/O



86. What is the main advantage of programmed I/O?

(A) It reduces the number of interrupts


(B) It requires minimal CPU intervention


(C) It simplifies the use of memory-mapped I/O


(D) It allows direct control of data transfers by the CPU



87. How does polling affect CPU performance?

(A) Polling reduces data buffering requirements


(B) Polling improves performance by reducing the need for interrupts


(C) Polling simplifies direct memory access operations


(D) Polling can reduce performance by occupying the CPU with frequent status checks



88. What is the key advantage of using interrupt-driven I/O compared to polling?

(A) Interrupt-driven I/O requires more CPU cycles for managing I/O operations


(B) Interrupt-driven I/O allows the CPU to perform other tasks while waiting for I/O operations to complete


(C) Interrupt-driven I/O simplifies programmed I/O operations


(D) Interrupt-driven I/O minimizes the use of buffers



89. What does a DMA controller do?

(A) It generates interrupts for I/O operations


(B) It manages data transfers between memory and peripherals, reducing CPU intervention


(C) It directly manages data buffering


(D) It performs arithmetic calculations



90. In which I/O method does the CPU handle data transfers directly and wait for completion?

(A) Interrupt-driven I/O


(B) Direct Memory Access (DMA)


(C) Programmed I/O


(D) Memory-mapped I/O



91. What is the benefit of using DMA in data transfer operations?

(A) It enables faster data transfers with minimal CPU involvement


(B) It increases the number of interrupts generated


(C) It simplifies interrupt-driven I/O


(D) It requires more frequent polling of devices



92. What is the main disadvantage of interrupt-driven I/O systems?

(A) They reduce system performance by increasing polling frequency


(B) They require less CPU intervention compared to programmed I/O


(C) They can increase the complexity of handling multiple interrupts


(D) They simplify direct memory access operations



93. How does memory-mapped I/O simplify device access?

(A) By managing data buffers directly


(B) By requiring separate I/O instructions


(C) By increasing the number of interrupts required


(D) By using the same address space as memory for device communication



94. What does an interrupt-driven I/O system rely on to handle I/O operations efficiently?

(A) The use of interrupts to notify the CPU of I/O operations needing attention


(B) Continuous polling of I/O devices


(C) Direct Memory Access (DMA) for data transfers


(D) Memory-mapped I/O for device communication



95. Which I/O technique is characterized by the CPU waiting for each I/O operation to complete before continuing?

(A) Direct Memory Access (DMA)


(B) Programmed I/O


(C) Interrupt-driven I/O


(D) Memory-mapped I/O



96. What is the role of polling in I/O systems?

(A) To periodically check the status of I/O devices and determine when they are ready for data transfer


(B) To handle direct memory access operations


(C) To process interrupts from I/O devices


(D) To manage data buffering



97. How does Direct Memory Access (DMA) benefit system performance?

(A) By increasing the number of interrupts required


(B) By enabling efficient data transfers with minimal CPU involvement


(C) By requiring constant polling of I/O devices


(D) By simplifying programmed I/O operations



98. What does an interrupt vector table do in an I/O system?

(A) It handles programmed I/O operations


(B) It manages direct memory access operations


(C) It performs data conversions


(D) It maps interrupt requests to their corresponding interrupt service routines



99. Which technique minimizes CPU intervention by allowing peripherals to handle data transfers directly?

(A) Interrupt-driven I/O


(B) Programmed I/O


(C) Direct Memory Access (DMA)


(D) Memory-mapped I/O



100. What is the primary function of polling in I/O systems?

(A) The CPU repeatedly checks the status of an I/O device to determine if it is ready for data transfer


(B) The I/O device sends an interrupt to the CPU


(C) Data is directly transferred between memory and I/O devices


(D) The system automatically handles data buffering




Read More Computer Architecture MCQs

  1. SET 1: Computer Architecture MCQs
  2. SET 2: Computer Architecture MCQs
  3. SET 3: Computer Architecture MCQs
  4. SET 4: Computer Architecture MCQs
  5. SET 5: Computer Architecture MCQs
  6. SET 6: Computer Architecture MCQs
  7. SET 7: Computer Architecture MCQs
  8. SET 8: Computer Architecture MCQs
  9. SET 9: Computer Architecture MCQs

 

Exit mobile version