1. The Branch Target Buffer (BTB) is used to:
(A) Store predicted branch outcomes
(B) Store target addresses of taken branches
(C) Store the branch instruction itself
(D) Store the pipeline status during a branch
2. BTB is typically implemented in:
(A) Data cache
(B) Instruction cache
(C) CPU registers
(D) Separate hardware unit
3. The purpose of a Branch Target Buffer is to:
(A) Predict branch direction
(B) Store past instruction results
(C) Cache memory addresses
(D) Store target addresses for predicted taken branches
4. A BTB miss occurs when:
(A) The predicted branch is not taken
(B) The predicted branch outcome is wrong
(C) The branch target is not found in the BTB
(D) The pipeline is stalled
5. BTB stores information about:
(A) The next instruction to be executed
(B) The target address of taken branches
(C) The register file state
(D) Cache misses and hits
Read More Computer Architecture MCQs
- SET 1: Computer Architecture MCQs
- SET 2: Computer Architecture MCQs
- SET 3: Computer Architecture MCQs
- SET 4: Computer Architecture MCQs
- SET 5: Computer Architecture MCQs
- SET 6: Computer Architecture MCQs
- SET 7: Computer Architecture MCQs
- SET 8: Computer Architecture MCQs
- SET 9: Computer Architecture MCQs
- Introduction to Computer Architecture MCQs
- Basic Components of a Computer System MCQs
- CPU Organization MCQs
- Instruction Set Architecture (ISA) MCQs
- Microarchitecture MCQs
- Memory Hierarchy MCQs
- Cache Memory MCQs
- Input/Output Organization MCQs
- Bus Architecture MCQs
- Performance Metrics MCQs
- Parallelism in Computer Architecture MCQs
- Multicore and Multiprocessor Systems MCQs
- Control Unit Design MCQs
- Pipeline Hazards MCQs
- Branch Prediction and Speculation MCQs
- Arithmetic and Logic Operations MCQs
- Memory Management MCQs
- Power and Energy Efficiency MCQs
- Advanced Topics MCQs
- Emerging Trends