

MCQs Digital Logic Design

By: Prof. Fazal Rehman Shamil Last Modified: April 19, 2020

MCQs Digital Logic Design

1. When we input two values 0 and 1 which of the following gates would output 1?

- A. OR gate
- B. [NAND gate](#)
- C. AND gate
- D. both a and c

Answer - Click Here:

D

2. one nibble= _____ bits

- A. 16
- B. 8
- C. 4
- D. 2

Answer - Click Here:

C

3. flip-flops that are unlocked are called

- A. [Transition tables](#)
- B. register
- C. Latches
- D. None

Answer - Click Here:

C

4. Which is not equal to x?

- A. X NAND 1
- B. X NOR X
- C. X NAND X
- D. X NOR 1

Answer - Click Here:

D

5. What value Excess-8 code assigns to "-8"?

- A. 0000

Search

MCQS

- MCQs – Database Systems
- MCQs – Computer Network
- MCQs Data Structures
- MCQs-Computer Science Basics
- MCQs – Computer Science
- MCQs – English
- MCQs – Biology
- MCQs – Everyday Science
- MCQs – General Knowledge
- MCQs – Islamic studies
- MCQs – Maths
- MCQs – Physics
- MCQs – Geography
- MCQs – Economics
- MCQs – Statistics
- MCQs – Programming C Plus Plus
- MCQs – Ethics
- MCQs – Visual Programming
- MCQs – Management Sciences
- MCQs – Social Studies
- MCQs – Communication skills
- MCQs – General
- Engineering MCQs Homepage
- Psychology MCQs
- Philosophy Of Science

- B. 1100
- C. 1110
- D. 1000

Answer - Click Here:

A

6. How many rows are needed in the primitive [flow table](#) for the gated latch?

- A. 1 row
- B. 3 rows
- C. 5 rows
- D. 7 rows

Answer - Click Here:

A

7. Which gate is added to the inputs to convert OR gate into NAND gate?

- A. XOR
- B. AND
- C. OR
- D. NOT

Answer - Click Here:

D

8. LUT What is the acronym for LUT?

- A. Local User Terminal
- B. Least Upper Time Period
- C. Look Up Table
- D. None of given options

Answer - Click Here:

C

9. Final stable state in all cases is _____.

- A. undefined
- B. same
- C. changed
- D. inverted

Answer - Click Here:

B

10. Which gate is equal to the EXCLUSIVE NOR gate if we put the inverter on it?

- A. NAND
- B. AND

- B. AND
- C. XOR
- D. OR

Answer - Click Here:

C

11. The three basic gates are

- A. NOT, NOR, XOR
- B. OR, AND, NAND
- C. AND, NAND, XOR
- D. NOT, OR, AND

Answer - Click Here:

D

12. In timing problem of _____ complexity of asynchronous circuit is involved.

- A. inputs
- B. feedback path
- C. clock pulses
- D. outputs

Answer - Click Here:

B



Prof. Fazal Rehman Shamil

CEO @ *T4Tutorials.com*

I welcome to all of you if you want to discuss about any topic. Researchers, teachers and students are allowed to use the content for non commercial offline purpose. Further, You must use the reference of the website, if you want to use the partial content for research purpose.