Multiple choice of DLD

By: Prof. Fazal Rehman Shamil Last Modified: April 19, 2020

Multiple	choices	of	DLI	D
_			٠.	

1. _____ is suitable for testing the odd parity of word.

A.AND gate

B.OR gate

C.NOR gate

D.XOR gate

☐ Answer - Click Here:

D

2. Due to change in one input variable, different internal variable change, this makes ______.

- A. Hold delay
- B. Hold and Wait
- C. Clock Skew
- D. Race condition

☐ Answer - Click Here:

D

3. In asynchronous circuit ______ is responsible for occurring changes.

- A. clock pulse
- B. input
- C. output
- D. time

☐ Answer - Click Here:

В

4. _____will give the sum of full adders as output.

- A.Three-point majority circuit
- B.Three-bit parity checker
- C.Three bit counter
- D.Three-bit comparator

☐ Answer - Click Here:

D

5. Which of the following input overrides other?

- A. Asynchronous override synchronous
- B. Synchronous override asynchronous
- C. Clear input override Preset input D. Preset input override Clear input

Search

MCQS

MCQs - Database Systems

MCQs - Computer Network

MCQs Data Structures

MCQs-Computer Science Basics

MCQs - Computer Science

MCQs - English

MCQs - Biology

MCQs - Everyday Science

MCQs - General Knowledge

MCQs - Islamic studies

MCQs - Maths

MCQs - Physics

MCQs - Geography

MCQs - Economics

MCQs - Statistics

MCQs - Programming C Plus

Plus

MCQs - Ethics

MCQs – Visual Programming

MCQs - Management Sciences

MCQs - Social Studies

MCQs – Communication skills

MCQs - General

Engineering MCQs Homepage

Psychology MCQs

Philosophy Of Science

A
6. Present state is determined in synchronous circuits by
A. flip-flops B. clocked flip-flops C. Unlocked flip-flops
D. latches
Answer - Click Here:
A
7. How many number of full and half-adders required to add 16-bit number?
A.8 half-adders, 8 full-adders B.16 half-adders, 0 full-adders
C.1 half-adder, 15 full-adders
D.4 half-adders, 12 full-adders
☐ Answer - Click Here:
C
8 is a decade counter.
A. Mod-10 counter
B. Mod-5 counter C. Mod-8 counter
D. Mod-3 counter
☐ Answer - Click Here:
A
9. The state of Present and next of asynchronous circuits are also known as
A. primary variables
B. secondary variables
C. excitation variables D. short term memory
D. Short term memory
Answer - Click Here:
В
10. From maximum value the time required to a pulse to decrease from 90% to 10% is known as
A.Decay time B.Rise time
A.Decay time B.Rise time C.Binary level transition period
A.Decay time B.Rise time

☐ Answer - Click Here:

Α

11. Where is the logic set when the transmission line is idle in the asynchronous transmission?

•	
A. Remains in the previous state B. It is set to logic low C. It is set to logic high D. State of the transmission line	e is not used to start transmission
☐ Answer - Click Here:	
С	
12. In s	table state depends on order.
A. defined race	
B. identical race C. non critical race D. critical race	



D

☐ Answer - Click Here:

Prof. Fazal Rehman Shamil

CEO @ **T4T**utorials.com

I welcome to all of you if you want to discuss about any topic. Researchers, teachers and students are allowed to use the content for non commercial offline purpose. Further, You must use the reference of the website, if you want to use the partial content for research purpose.

T4Tutorials.com Copyright © 2020.

All Copy Rights Reserved By T4Tutorials.com Back to Top ↑